Where will the device design growth be in ten years?

	Multicore
	Programmable
	Wireless
	Low-Power
	IP
	New Technology

View Results

Chip Design Trends Research Services

Chip Design Trends BiAnnual Report "The Slowing of Moore's Law and its implications on the Chip Design market" - Now Available!

Key Findings Include:

• Pre-Silicon design investigations grew by 18% compared to a year ago
• New design activity surged in Europe, followed by increases in the Asia-Pacific region and relative flat growth in North America
• Use of semiconductor IP continued to increase, with analog-mixed signal and digital-core IP showing the largest segment growth - up by 35%!
• Hot markets include communications, data processing and industrial-medical.
• Overwhelming evidence supports the slowing of Moore's Law:
  • Tracked complexity metrics (like die size, clock speed, process node etc.) are less than would be expected under Moore's Law
  • Semiconductor industry is functioning at eight active process nodes versus the historical four nodes.
  • The "Design Gap" of the '90's is now the "Manufacturing Gap" of the 00's - i.e., the productivity boost from EDA tools is less than would be expected.
  • Extremely high cost of capitalization of bleeding-edge fabs.

Basis of Report:

• Over 44,000 unique worldwide and regional pre-silicon design investigations
• Analysis and forecasting of key chip design metrics including power, die size, clock speed, analog vs. digital IP, metal layers, technology nodes, memory vs. age and much more

Available Now

Discount Price Available until April 30th: $1,950 (One Issue); $2,950 (Two Issues). Multiple copy discounts and site licenses available upon request.

Forecast the Future with Chip Design Trends Custom Research Reports

CDT Advantage:

• A growing aggregated database of over 44,000 unique pre-silicon, chip architectural design investigations - precursors to chip starts - containing important complex SoC metrics such as power, die area, clock speed, IP, processor-memory-interface cores, technology nodes, metal layer, regional user-market breakdowns and more.
• Access to the Chip Design property (print/online/e-Newsletters) readership, which represents leading Integrated device manufacturers (IDMs) - traditional chip design and manufacture vendor, fabless IP companies, EDA tool suppliers, semiconductor equipment vendors and foundries.
• As appropriate, access to the Chip Design affiliate sponsor subscribers, including leading chip, EDA and semiconductor organizations
• Chip Design's cadre of leading technology and business editors/analyst

For more information email Melissa Sterling or contact her at +1 415-970-1910.

Chips - ASIC and ASSP Low Power IP Design, Verification, Integration DFM-DFY-Verification Electronic System Level (ESL) SOC Interfaces

Memory Programmable Logic Analog/Mixed Signal Chip-Package-Board Emerging Technologies

Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers

Chip Designer

Wireless Chip Designer

FPGA Developer

IP Designer & Integrator

SUBSCRIBE NOW

• Chip Design Resource Catalog
• Chip Design Buyers' Guide
• Interoperability Guides
  • Cadence and Third-Party Solutions Guide
  • Mentor Graphics Questa Vanguard Program
  • OCP IP Member Guide
  • Synopsys Interoperability Guide
• IP Solutions Resource Catalog
• Valuable Resources
  • AdvancedTCA
  • DSP
  • MIPS ® Embedded Resource Catalog
  • Multicore
  • PCI Express
• Visit Dot.Org
  • [DOT.ORG] Margin Myopia Blurs Chip Supply-Chain Future
  • [Dot.org] Debug Grows Increasingly Critical
  • [ Dot.Org ] Kick-Starting RTL Power-Aware Verification

Click here for more...

• Prototyping as Productive Verification Methodology
• Editor's Note: EDA Industry Caught in the Middle
• Wither ESL 2.0 -- Are you ready to bite the bullet?
• What makes chips different?

More commentary...