Digital designers are taught on day one that they must use synchronous logic design which employ a clock to synchronize all events in their IC design, and so it has been for decades.

Unless of course you have ever designed a DRAM or SRAM memory where self-timed logic is used to squeeze out the ultimate in [...]

continue reading.....