Where will the device design growth be in ten years?

	Multicore
	Programmable
	Wireless
	Low-Power
	IP
	New Technology

View Results

MENTOR GRAPHICS QUESTA VANGUARD PROGRAM

   << Page 1

   Mentor Graphics Questa Vanguard Program: << Page 1

Chips - ASIC and ASSP Low Power IP Design, Verification, Integration DFM-DFY-Verification Electronic System Level (ESL) SOC Interfaces

Memory Programmable Logic Analog/Mixed Signal Chip-Package-Board Emerging Technologies

ZeBu™: A Unified Verification Approach for Hardware Designers and Embedded Software Developers

Chip Designer

Wireless Chip Designer

FPGA Developer

IP Designer & Integrator

SUBSCRIBE NOW

Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers

• Chip Design Resource Catalog
• Chip Design Buyers' Guide
• Interoperability Guides
  • Cadence and Third-Party Solutions Guide
  • Mentor Graphics Questa Vanguard Program
  • OCP IP Member Guide
  • Synopsys Interoperability Guide
• IP Solutions Resource Catalog
• Valuable Resources
  • AdvancedTCA
  • DSP
  • MIPS ® Embedded Resource Catalog
  • Multicore
  • PCI Express
• Visit Dot.Org
  • [Dot.org] The Second Commandment for Effective Standards
  • [DOT.ORG] Margin Myopia Blurs Chip Supply-Chain Future
  • [Dot.org] Debug Grows Increasingly Critical

Click here for more...

• [Editor's Note] Synopsys and the Power of Programmability
• Prototyping as Productive Verification Methodology
• Editor's Note: EDA Industry Caught in the Middle
• Wither ESL 2.0 -- Are you ready to bite the bullet?

More commentary...