
	<script type="text/javascript" language='JavaScript' src="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/vj?z=extension&dim=142569&abr=$scriptiniframe"></script><noscript><a href="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/cc?z=extension"><img alt='' src="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/vc?z=extension&dim=142569&abr=$imginiframe" width="728" height="90" border="0" /></a></noscript>

Blogs

Pallab's Place

Mentor Olympus-SOC: Adding parallelism to Design Closure

Mentor just introduced their next module to support parallel processing in the Olympus SOC product line. The newest piece...

JB's Circuit

LEGOs and the EDA Profession

What do all EDA companies have in common? They probably have at least one employee who coordinates or participates in one...

Fahrvergnügen

Can ASIC verification be fun?

The German word Fahrvergnügen directly translated means “the joy of driving“, and anybody who has ever driven a...

Taken For Granted

Low power and a free lunch

It is a truism in Silicon Valley and most other places where engineers congregate, that if you want to get a good crowd out...

•IP Designer & Integrator Email Newsletter

IP Designer & Integrator Email Newsletter

Our e-letters are targeted to specific EDA and chip development topics. Each monthly e-newsletter includes exclusive viewpoint pieces, detailed technical pieces, timely product and application news (national and international), book reviews, design resources end event listings. Subscribe now!

IP Designer & Integrator

» Subscribe now!

Visit the System-Level Design Online Community

This brand new online community is the destination for embedded system design, verification and debugging of system-on-chip (SoC) designs.

Site includes news, articles, white papers, videos, blogs, polls, ask the expert and other valuable resources provided in an advertising-free environment. VISIT TODAY!

Sponsored by:
ARM | Mentor Graphics | Virage Logic

Design Centers

Chips - ASIC and ASSP
Low Power
IP Design, Verification, Integration
DFM-DFY-Verification
Electronic System Level (ESL)
SOC Interfaces

Memory
Programmable Logic
Analog/Mixed Signal
Chip-Package-Board
Emerging Technologies

Technical Papers

ZeBu™: A Unified Verification Approach for Hardware Designers and Embedded Software Developers

Newsletters

Chip Designer

Wireless Chip Designer

FPGA Developer

IP Designer & Integrator

SUBSCRIBE NOW

IP Search

Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers

Resource Catalogs and Guides

Click here for more...

Commentary

More commentary...





<script type="text/javascript" language='JavaScript' src="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/vj?z=extension&dim=142569&abr=$scriptiniframe"></script> <noscript><a href="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/cc?z=extension"><img alt="" src="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/vc?z=extension&dim=142569&abr=$imginiframe" width="728" height="90" border="0" /></a></noscript>

HOME \| ABOUT \| SUBSCRIBE \| ADVERTISE \| CONTACT US \| PRIVACY STATEMENT All materials on this site Copyright © 2008 Extension Media LLC. All rights reserved.

	Multicore
	Programmable
	Wireless
	Low-Power
	IP
	New Technology