Where will the device design growth be in ten years?

	Multicore
	Programmable
	Wireless
	Low-Power
	IP
	New Technology

View Results

• Berkeley Design Automation Certified for TSMC’s 40/65 nm May 16, 2008
• Nominations Requested for Phil Kaufman Award May 16, 2008
• Synopsys Adds 30 New Titles to DesignWare Library May 15, 2008
• Mentor Graphics Acquires Assets of Ponte Solutions May 15, 2008
• Pantel and IPextreme to Develop 911 for VOIP Phone Users May 15, 2008
• Synopsys and TSMC Collaborate on HSPICE Modeling May 14, 2008
• Xilinx Offers Connectivity Solution for Virtex-5 FPGAs May 14, 2008
• Certess Extends Functional Qualification to SystemVerilog May 14, 2008

More news...

• Automated, Full-Chip Mixed-Signal Design Solution May 16, 2008
• Field Programmable SoCs Require IP-centric Solutions May 16, 2008
• The Potentially Big Business of Tiny Displays May 16, 2008
• Let 100 flowers bloom ….. roses or weeds? May 16, 2008
• Note to Startups - Work on your Briefings May 16, 2008

More Top Stories...

iDesign - Providing the advanced IC Design market access to high-value information and essential tools. (Learn more)
Look for the gold star icon , featured on www.chipdesignmag.com, to discover content available exclusively to iDesign subscribers. All subscribers to Chip Design Magazine are automatically enrolled in an 8 week free trial. Click Here to ensure you are enrolled in a free trial.

More iDesign Articles...

Are you up-to-date on important SoC and IP design trends, analysis and Market forecasts?

Now Available! Save $500 by ordering before April 30th.

Key Findings Include:

• Pre-Silicon design investigations grew by 18% compared to a year ago
• New design activity surged in Europe, followed by increases in the Asia-Pacific region and relative flat growth in North America
• Use of semiconductor IP continued to increase, with analog-mixed signal and digital-core IP showing the largest segment growth –up by 35%!
• Hot markets include communications, data processing and industrial-medical.
• Overwhelming evidence supports the slowing of Moore’s Law.

Chip Design Trends also offers Customized Market Research Services.

For more information contact Melissa Sterlingor at +1 415-970-1910.

Sign up for two months FREE access to this exclusive market report based on over 40,000 worldwide project feasibility studies

• Chip-Package-Board Co-Design: It's a Brave New World
  In the case of today’s bleeding-edge SoC, SiP, PiP, and PoP components, it’s no longer
• Second-Tier EDA Vendors Must Collaborate to Survive
  With today's mature chip-design flow, innovative point solutions must support multiple vendor formats and strive to work within established standards.
• Future Verification Appears Uncertain
  The EDA market is struggling to solve new verification challenges.
• Will changes in investment patterns dampen the market rollercoaster?
  

More Focus Reports...

• EdXact: Bringing Innovation Into The Verification Flow

• InCyte

• Semiconductor Technologies > IP--Core - PLL and DLL Hard Macros

• Platform Express

Click here for more...

Find Hardware

Find Software

Find Services

Search by Tech Center: Select a Technology Center 8-bit AdvancedTCA® Chip Design Consumer Electronics DSP Eclipse Embedded Intel® Embedded Linux Embedded Security IBM Rational Java™ Technology MIPS® PC/104 and PC/104-Plus PCI Express Power Architecture™ Switch Fabric USB VME Wind River Windows® Embedded Wireless Connectivity

Chips - ASIC and ASSP Low Power IP Design, Verification, Integration DFM-DFY-Verification Electronic System Level (ESL) SOC Interfaces

Memory Programmable Logic Analog/Mixed Signal Chip-Package-Board Emerging Technologies

Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers

Chip Designer

Wireless Chip Designer

FPGA Developer

IP Designer & Integrator

SUBSCRIBE NOW

• Chip Design Resource Catalog
• Chip Design Buyers' Guide
• Interoperability Guides
  • Cadence and Third-Party Solutions Guide
  • Mentor Graphics Questa Vanguard Program
  • OCP IP Member Guide
  • Synopsys Interoperability Guide
• IP Solutions Resource Catalog
• Valuable Resources
  • AdvancedTCA
  • DSP
  • MIPS ® Embedded Resource Catalog
  • Multicore
  • PCI Express
• Visit Dot.Org
  • [DOT.ORG] Margin Myopia Blurs Chip Supply-Chain Future
  • [Dot.org] Debug Grows Increasingly Critical
  • [ Dot.Org ] Kick-Starting RTL Power-Aware Verification

Click here for more...

• Prototyping as Productive Verification Methodology
• Editor's Note: EDA Industry Caught in the Middle
• Wither ESL 2.0 -- Are you ready to bite the bullet?
• What makes chips different?

More commentary...