• Blogs

JB's Circuit

bloggerThe Truth is Out There...

You know where I'm going with this title, don't you? Yes, it's time again for UFO Fest (check out the video)? Who will meet...

Fahrvergnügen

bloggerCan ASIC verification be fun?

The German word Fahrvergnügen directly translated means “the joy of driving“, and anybody who has ever driven a...

Taken For Granted

bloggerFilling out your DAC dance card

The upcoming Design Automation Conference, June 8-13, in Anaheim, California, will be a good chance for people to catch up...

Verification Vertigo

bloggerVerification defined

No blog on verification would be complete without a discussion about what verification actual is – and this is a subject...

• Poll

Where will the device design growth be in ten years?
Multicore
Programmable
Wireless
Low-Power
IP
New Technology
   
View Results

• Advertisement

• Advertisement

•FPGA Developer Email Newsletter

FPGA Developer Email Newsletter

Our e-letters are targeted to specific EDA and chip development topics. Each monthly e-newsletter includes exclusive viewpoint pieces, detailed technical pieces, timely product and application news (national and international), book reviews, design resources end event listings. Subscribe now!


FPGA Developer

This e-newsletter keeps design and test engineers updated on the latest products and technology advances in the growing world of FPGAs, CPLDS and Structured ASICs. All aspects of hardware implementation, development methodologies, related EDA software and IP design-test issues will be covered.




» Subscribe now!
EDAC FSA IEC OCP Si Subscribe Advertise About Us Contact Us