Blogs

Koby's Kaos

bloggerManagement Secrets of Captain Bligh: Part the First

The Mutiny on the Bounty is a seminal tale of freedom versus unreasoning tyranny. There have been at least five films...

Rick's Wireless Networking

bloggerTools and the Debug Cycle

The efficiency of a development or debug tool needs to be looked at with the perspective on how it effects the debug cycle...

Pallab's Place

bloggerNAB 2008 - Video and new hardware

This years NAB show had a strong focus on hardware for content creation and broadcast.  Most of the custom hardware was in...

JB's Circuit

bloggerThe Truth is Out There...

You know where I'm going with this title, don't you? Yes, it's time again for UFO Fest (check out the video)? Who will meet...

Poll

Where will the device design growth be in ten years?
Multicore
Programmable
Wireless
Low-Power
IP
New Technology
   
View Results

Advertisement

Advertisement

Chip Design eNewsletters

 CHIP DESIGN EMAIL NEWSLETTERS

Our e-letters are targeted to specific EDA and chip development topics. Each monthly e-newsletter includes exclusive viewpoint pieces, detailed technical pieces, timely product and application news (national and international), book reviews, design resources end event listings. Subscribe now!


Chip Designer

Complementing Chip Design magazine, this e-letter covers the latest developments in the world of chip design and test. All aspects of chip modeling, architecture, design, test and manufacture are covered, from EDA tools to digital and analog hardware issues. Other coverage areas include hard and soft IP - for both hardware and software, design and test methodologies, current technologies and ever-shift standards.


FPGA Developer

This e-newsletter keeps design and test engineers updated on the latest products and technology advances in the growing world of FPGAs, CPLDS and Structured ASICs. All aspects of hardware implementation, development methodologies, related EDA software and IP design-test issues will be covered.


IP Designer & Integrator


Wireless Chip Designer

As the world's demand for mobile, wireless products continue to grow, more chip designers are faced with the challenges of integrating analog mixed signal and RF functionality into silicon. This e-newsletter will keep those system architects, designers, test engineers and their managers abreast of the latest product and technology advances in analog, RF-Wireless and mixed signal designs.


» Subscribe now!

EDAC FSA IEC OCP Si Subscribe Advertise About Us Contact Us