Blogs

Pallab's Place

bloggerDesigners Perspective on IP at DAC 08

The data collection that was performed and the comments were provided by James Benouis of IronGate Technologies. I...

JB's Circuit

bloggerWatch Out, Cadence! The Hunter May Become the Hunted

The problem with hostile take-over attempts is that they expose the aggressor to (perhaps) unwanted attention. I’ll explain...

Fahrvergnügen

bloggerCan ASIC verification be fun?

The German word Fahrvergnügen directly translated means “the joy of driving“, and anybody who has ever driven a...

Taken For Granted

bloggerMerger mania? What will happen in ESL if Cadence swallows Mentor?

I'm no Nostradamus, and was of course taken by surprise with the rest of the electronics world when on Monday June 16 I heard...

Poll

Where will the device design growth be in ten years?
Multicore
Programmable
Wireless
Low-Power
IP
New Technology
   
View Results

Chip Design eNewsletters

 CHIP DESIGN EMAIL NEWSLETTERS

Our e-letters are targeted to specific EDA and chip development topics. Each monthly e-newsletter includes exclusive viewpoint pieces, detailed technical pieces, timely product and application news (national and international), book reviews, design resources end event listings. Subscribe now!


Chip Designer

Complementing Chip Design magazine, this e-letter covers the latest developments in the world of chip design and test. All aspects of chip modeling, architecture, design, test and manufacture are covered, from EDA tools to digital and analog hardware issues. Other coverage areas include hard and soft IP - for both hardware and software, design and test methodologies, current technologies and ever-shift standards.


FPGA Developer

This e-newsletter keeps design and test engineers updated on the latest products and technology advances in the growing world of FPGAs, CPLDS and Structured ASICs. All aspects of hardware implementation, development methodologies, related EDA software and IP design-test issues will be covered.


IP Designer & Integrator


Programmable Logic Designer

Programmable devices continue their rapid growth into consumer and communication markets. Designers need to stay on top of the latest trends - from ASIC prototyping and verification to FPGA-based product designs and video/audio applications using the latest programmable fabrics. PLD Designer covers these topics from the designer's standpoint with technical articles, well-known bloggers, exclusive survey trends data and videos.


Wireless Chip Designer

As the world's demand for mobile, wireless products continue to grow, more chip designers are faced with the challenges of integrating analog mixed signal and RF functionality into silicon. This e-newsletter will keep those system architects, designers, test engineers and their managers abreast of the latest product and technology advances in analog, RF-Wireless and mixed signal designs.


» Subscribe now!

EDAC EDAC GSA IEC OCP Si Subscribe Advertise About Us Contact Us