
	<script type="text/javascript" language='JavaScript' src="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/vj?z=extension&dim=142569&abr=$scriptiniframe"></script><noscript><a href="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/cc?z=extension"><img alt='' src="http://rotator.adjuggler.com/servlet/ajrotator/142563/0/vc?z=extension&dim=142569&abr=$imginiframe" width="728" height="90" border="0" /></a></noscript>

Blogs

Taken For Granted

Is Rosetta ready for 'true' system-level design?

First, for full disclosure, I would like to mention that I am on the board of Cadstone, a commercial company founded by Perry...

Verification Vertigo

Flexibility is a key talent

I have just returned from England, where I helped my parents celebrate their 60th wedding anniversary – an event where even...

EDA Thoughts

EDA Stock Price Snapshot

A picture is worth a thousand words, at least to an engineer like me so let's see what happened in the past 3 months: EDA...

Domeika's Dilemma

TBD: The Perfect Architecture Migration Guide

I have a presentation to give in about two weeks regarding best known methods on architecture migrations. As usual, my...

• Blogs

CHIP DESIGN BLOGS

J B ' s C i r c u i t

Solar Power Problems? - Just Call on a Stellar Engineer ( 8-27-08 )

Great post on Steve Liebson's site: This Just In: Faster-than-light (FTL) Space Travel is Possible. Zefram Cochrane was Right and Einstein Won’t be Upset About It Problem is that the power demands...

F a h r v e r g n ü g e n

Can ASIC verification be fun? ( 4-10-08 )

The German word Fahrvergnügen directly translated means “the joy of driving“, and anybody who has ever driven a performance car on the German Autobahn knows what I mean, they know that exhilarati...

T a k e n F o r G r a n t e d

Is Rosetta ready for 'true' system-level design? ( 8-9-08 )

First, for full disclosure, I would like to mention that I am on the board of Cadstone, a commercial company founded by Perry Alexander to develop Rosetta-based tools and models and offer services. ...

V e r i f i c a t i o n V e r t i g o

Flexibility is a key talent ( 8-19-08 )

I have just returned from England, where I helped my parents celebrate their 60th wedding anniversary – an event where even the Queen sends them a congratulatory card. Just a little under ...

E D A T h o u g h t s

EDA Stock Price Snapshot ( 8-23-08 )

A picture is worth a thousand words, at least to an engineer like me so let's see what happened in the past 3 months: EDA Stocks, August 23, 2008Mentor is up about 10%, Synopsys down about 16%, Magma...

D o m e i k a ' s D i l e m m a

TBD: The Perfect Architecture Migration Guide ( 8-20-08 )

I have a presentation to give in about two weeks regarding best known methods on architecture migrations. As usual, my initial research consists of using google and searching for ‘architecture mig...

K o b y ' s K a o s

Thinking Big ( 7-21-08 )

Management Secrets of Captain Bligh: Part the Second Why does the infamous Captain Bligh stand out from any bright, new project manager? He doesn’t. But how he lost control of his project and, mayb...

T u n i n g I n t o J i m

Smelling the Roses in Silicon Valley ( 7-28-08 )

I read in my local newspaper earlier this week that Carnegie-Mellon professor Randy Pausch died at age 47 of pancreatic cancer. Some of you may have heard of Randy late last year for his “Last Lect...

R i c k ' s W i r e l e s s N e t w o r k i n g

Life on the Treadmill ( 7-30-08 )

How many engineers think of their career as being spent on a treadmill? It is a larger portion than most realize. The majority of electrical engineers work on products that are performanc...

P a l l a b ' s P l a c e

Place and Route at DAC'08 ( 7-9-08 )

This is a summary of the place and route tools that were shown at DAC. The report is being presented in trip report style as observed and attended by James Benouis, of Iron Gate Technology. The exhibi...

Design Centers

Chips - ASIC and ASSP
Low Power
IP Design, Verification, Integration
DFM-DFY-Verification
Electronic System Level (ESL)
SOC Interfaces

Memory
Programmable Logic
Analog/Mixed Signal
Chip-Package-Board
Emerging Technologies

Technical Papers

ZeBu™: A Unified Verification Approach for Hardware Designers and Embedded Software Developers

Newsletters

Chip Designer

Wireless Chip Designer

FPGA Developer

IP Designer & Integrator

SUBSCRIBE NOW

IP Search

Find detailed information about thousands of commerically available IP blocks from more than 230 suppliers

Resource Catalogs and Guides

Click here for more...

Commentary

More commentary...





<script type="text/javascript" language='JavaScript' src="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/vj?z=extension&dim=142569&abr=$scriptiniframe"></script> <noscript><a href="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/cc?z=extension"><img alt="" src="http://rotator.adjuggler.com/servlet/ajrotator/143890/0/vc?z=extension&dim=142569&abr=$imginiframe" width="728" height="90" border="0" /></a></noscript>

HOME \| ABOUT \| SUBSCRIBE \| ADVERTISE \| CONTACT US \| PRIVACY STATEMENT All materials on this site Copyright © 2008 Extension Media LLC. All rights reserved.

	Multicore
	Programmable
	Wireless
	Low-Power
	IP
	New Technology