<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
		>
<channel>
	<title>Comments on: My theme for DAC was&#8230;</title>
	<atom:link href="http://www.chipdesignmag.com/bailey/2008/06/16/my-theme-for-dac-was/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.chipdesignmag.com/bailey/2008/06/16/my-theme-for-dac-was/</link>
	<description>ESL Design and Verification</description>
	<lastBuildDate>Tue, 06 Sep 2011 02:23:02 -0700</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.4</generator>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
		<item>
		<title>By: Conventional Wisdom and the &#8220;Intelligent Test Bench&#8221; &#171; No one is invincible!</title>
		<link>http://www.chipdesignmag.com/bailey/2008/06/16/my-theme-for-dac-was/comment-page-1/#comment-211</link>
		<dc:creator>Conventional Wisdom and the &#8220;Intelligent Test Bench&#8221; &#171; No one is invincible!</dc:creator>
		<pubDate>Fri, 06 Mar 2009 01:21:47 +0000</pubDate>
		<guid isPermaLink="false">http://www.chipdesignmag.com/bailey/?p=6#comment-211</guid>
		<description>[...] Bailey has writen a compatible definition of an intelligent test bench in the following quote: An intelligent testbench can either replace or enhance existing simulation based or formal [...]</description>
		<content:encoded><![CDATA[<p>[...] Bailey has writen a compatible definition of an intelligent test bench in the following quote: An intelligent testbench can either replace or enhance existing simulation based or formal [...]</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Verification Vertigo &#187; Blog Archive &#187; Is formal gaineing ground?</title>
		<link>http://www.chipdesignmag.com/bailey/2008/06/16/my-theme-for-dac-was/comment-page-1/#comment-153</link>
		<dc:creator>Verification Vertigo &#187; Blog Archive &#187; Is formal gaineing ground?</dc:creator>
		<pubDate>Sat, 22 Nov 2008 21:48:19 +0000</pubDate>
		<guid isPermaLink="false">http://www.chipdesignmag.com/bailey/?p=6#comment-153</guid>
		<description>[...] be answering this by trying to create more effective stimulus with what are generally being called intelligent testbenches. While it is not clear that these are gaining lots of traction, there is another horse that has [...]</description>
		<content:encoded><![CDATA[<p>[...] be answering this by trying to create more effective stimulus with what are generally being called intelligent testbenches. While it is not clear that these are gaining lots of traction, there is another horse that has [...]</p>
]]></content:encoded>
	</item>
	<item>
		<title>By: Verification Vertigo &#187; Blog Archive &#187; Congrats to NuSym</title>
		<link>http://www.chipdesignmag.com/bailey/2008/06/16/my-theme-for-dac-was/comment-page-1/#comment-50</link>
		<dc:creator>Verification Vertigo &#187; Blog Archive &#187; Congrats to NuSym</dc:creator>
		<pubDate>Thu, 11 Sep 2008 17:42:59 +0000</pubDate>
		<guid isPermaLink="false">http://www.chipdesignmag.com/bailey/?p=6#comment-50</guid>
		<description>[...] the $8M they received back in 2005 when they were exploring the technology. As I wrote about in a previous blog, intelligent testbenches are potentially one of the game changing technologies that could put [...]</description>
		<content:encoded><![CDATA[<p>[...] the $8M they received back in 2005 when they were exploring the technology. As I wrote about in a previous blog, intelligent testbenches are potentially one of the game changing technologies that could put [...]</p>
]]></content:encoded>
	</item>
</channel>
</rss>

